Abstract
Introduction
Parasitic capacitances of interconnects in integrated circuits become more important as the feature sizes on the circuits are decreased and the area of the circuit is unchanged or increased. For submicron integrated circuits -where the vertical dimensions of the wires are in the same order of magnitude as their minimum horizontal dimensions -3D numerical techniques are even required to accurately compute the values of the interconnect capacitances. Numerical methods that can be used are for example the finite-difference method [l] , [2] , the finiteelement method [3] and the boundary-element method [4] .
In this paper, we describe a method for accurate 3D capacitance computation that is based on a boundaryelement technique. The boundary-element method has as an advantage over the finite-element and the finitedifference method that -especially for 3D situationsa lower number of discretization elements are used. However, a disadvantage of the method was that in order to compute the capacitance matrix it requires the inversion of a full matrix of size N x N , where N is the total number of elements. In [5] the complexity of this problem was reduced by using a generalized conjugate residual iterative algorithm in combination with a multipole approximation to solve the set of element equations. In [71, [81, [91 the complexity was reduced by computing only an approximate inverse. In practice, this means that only coupling effects are computed between "nearby" elements and that no coupling capacitances are found between elements that are far apart. For flat layout descriptions, this method has a computation complexity O ( Z ) , where 2 is the size of the layout.
For efficient extraction of large regular layout structures, we describe an extension of the extraction method given in [7] , [8], [9] that allows "hierarchical extraction" of 3D interconnect capacitances. With hierarchical extraction, a computation complexity is aimed at that is not dependent on the total size of the circuit but on the sum of the sizes of circuit parts that are unique. Normally, hierarchical extraction of 3D capacitances is not well possible since, in principle, each conductor in the circuit has a (specific) coupling capacitance to each other conductor in the circuit. Here, however, we use the property that, because of approximate matrix inversion, only coupling effects are found between circuit parts that are close to each other. Hierarchical extraction is then achieved in two different ways.
The first manner consists of extracting a result for one part and then copying this result for other parts that have identical contents and an identical environment. No errors are introduced by this method when comparing hierarchical extraction results with flat extraction results.
The second manner embeds results of previously extracted circuit parts at other places by separatedly extracting the boundary area of the parts and by using a simple addition and subtraction scheme to combine different results. This method introduces a small error when comparing hierarchical extraction results with flat extraction results, but it allows to use the result for one part at places that have a different environment.
The rest of this paper is structured as follows. First, Section 2 describes how the 3D capacitance extraction method works for flat layout descriptions. Then, in Section 3, we show how regular structures are efficiently extracted with hierarchical extraction that uses copying of results. Next, Section 4 explains how hierarchical extraction is done by means of embedding previously extracted results. Subsequently, Section 5 gives some practical results for the hierarchical extraction method. Finally, Section 6 presents the conclusions.
3D Capacitance Extraction of Flat Layout Descriptions
When applying the boundary-element method to compute 3D interconnect capacitances, the following integral equation is solved [61 where $ ( p ) is the potential at a point p, p(q) is the charge distribution function on the surfaces of the conductors, G(p, q ) is the Green's function for the domain in which the conductors are located, and SZ is the domain consisting of the conductor surfaces. A numerical solution for (1) is found by discretizing the surfaces of the conductors into elements and setting up a set of simultaneous equations -
where 7 is a vector of element potentials, P is a vector of element charges, and G is an elastance matrix that describes the Green's influences between the different element pairs. From the matrix G in (2), the short-circuit capacitance matrix C, for the set of conductors is derived
where F is an incidence matrix that relates elements to conductors (i.e. Fij = 1 if element i is on conductor j , and Fij = 0 otherwise). Although the elastance matrix G is in principle a full matrix, we will solve the above equation by only partially computing G and by computing an approximate inverse
. This is justified by the fact that many entries of G are small comlpared to other entries of G, because the influence between elements that are far apart is small. When these element pairs are not used during the computation of G and [G-l, it appears that only a small error occurs in the finid capacitances [81, 193. This strategy not only significantly reduces computation time and memory usage of the method, but it also provides a reduced capacitance model that is not blurred by too much irrelevant details. An example is shown is Figure 1 .
The boundary-element method for 3D capacitance extraction, with the above approximate inversion and for flat layout descriptions, is then described as follows:
1. Divide the layout of the conductors into vertical strips of width d (see Figure 2 ). All direct influences between elements; that are within a distance d will be computed.
2.
For each single strip, except for the first strip and the last strip, and for each pair of adjacent strips: (a) compute a partially :specified elastance matrix G, where only entries Gij lof G are computed for which element i and element j are -measured along the long side of the strips --within a distance d of each other, (b) compute the inverse of the so-called maximum entropy extension of G, using the generalized Schur algorithm as described below (see also [8] and [9] ), and (c) derive a short-circuit capacitance matrix from this matrix. 3. For each pair of strips, the result of step 2 is added to the short-circuit capacitance matrix for the total circuit. For each single strip, the result of step 2 is subtracted from the short-circuit capacitance matrix for the total circuit. In the above algorithm, B(i, j) is a 2N x 2N identity matrix, except for the following entries:
The generalized Schur algorithm
2. Let V be a strictly upper triangular matrix, such that 3. Let 0 be a 2N x 2N identity matrix.
4.
For ( i , j) E {S I K j # 0) in diagonal-major order G , = V + I + V * , a n d l e t U = V + I .
do (4)
Here, O(i, j ) is an elementary hyperbolic rotation matrix as defined below, such that K j is eliminated. The diagonal-major order of entries to be eliminated is as follows: first the first non-zero entry of the first diagonal, then the second non-zero entry, etc. If the first diagonal of V has been eliminated, proceed with the second diagonal, and so on. In Table 1 , the accuracy of the method is illustrated by showing some capacitance values as a function of the window d, for a conductor configuration consisting of 5 parallel conductors that are crossed by 5 other parallel conductors (see Figure 3) . The length of the conductors is llp and the height, thickness and spacing of the conductors is lp. Note that, as the value of d decreases, fewer coupling capacitances are found for conductor 1, but that the total capacitance that is connected to the conductor -the short circuit capacitance C , l -is approximately unchanged. 
Hierarchical Extraction via Copying of RWultS
For hierarchical extraction, we assume that the cell that is extracted contains only one level of hierarchy. Further, it is assumed that all layout primitives are contained by the instances of the cell and that no instances overlap. For this situation, a cell can then be decomposed into instances of child cells, as for example shown in Figure 4 .
For hierarchical extraction using copying of results the extraction method now works as follows. Consider one instance that is surrounded by its environment, as for example instance 2 in Figure 4 . According to the 3D extraction method as described in Section 2, coupling capacitances are only extracted between conductor parts that are within a distance d. Thus, when assuming that the height and width of each instance are not smaller than d, instance 2 in Figure 4 will only have coupling capacitances to its direct neighbor instances, which are instance 1,3,6,7 and 8. The result that is extracted for instance 2 will be the same as the result that is extracted for instance 3, which has identical contents and an identical environment. In general, if two or more instances are identical (they are an instance of the same cell) and if they have an identical environment (they are surrounded by the same cells), the result that is extracted for one of them can be used for the other instances. For example, in Figure 4 , the result of instance 2 can be used for instance 3 and instance 4, and the result of instance 7 c m be used for instance 8 and instance 9 . Note that the above is in fact a hierarchical extraction that exploits the repetition that is present in the circuit, but that the circuit that is produced is a flat circuit description. Figure 5 shows the usage of this method for a practical layout example.
Hierarchical Extraiction via Embedding of Results
When instances of one cell have different environments, the extraction result for one instance can not directly be used for an other instance. Similar as in Section 2, where overlap areas between strips are used to connect the results of separatedly extracted circuit parts, we propose to handle this by defining a boundary area along the inside of each instance. This area is then extracted when the total cell area is extracted, it is extracted with the rest of the circuit, and it is separatedly extracted. Via an addition and subtraction scheme the final result is then computed. The method is described in more detail as follows (see Figure 6 for an example):
1.
2.

3.
4.
5.
6.
Let P be the set of clhild cells that are extracted with the hierarchical extraction method via embedding and let Q be the set of other child cells.
Let I be all instances ad child cells P and let J be all instances of child cells Q. As an example, for the layout shown in Figure 6 the total result is obtained from When -for the sake of simplicity -assuming that all cells having more than one instance are hierarchically extracted, the computation complexity of this extraction method is O(B + U ) , where B is the total size of the boundary areas of all instances that are hierarchically extracted, and U is the total size of all child cells.
Practical Results
The 3D extraction methods as described in this paper are implemented in the layout-to-circuit extractor SPACE.
Based on the layout description and based on a technology description that specifies the height and thickness of each conductive layer, SPACE generates a 3D representation of the circuit (see Figure 7) and computes the interconnect capacitances. In order to obtain low memory requirements, all operations are performed as a scanline is moved over the layout from left to right [91, [lo] . The output of the program is a netlist containing transistors, resistances and capacitances that can directly be simulated with a circuit simulator like SPICE. Both 3D hierarchical extraction methods as described in Section 3 and 4 are used separatedly or together to efficiently extract 3D interconnect capacitances of large regular layouts. In the following, we present hierarchical extraction results for the layouts that are shown in Figure 5 and Figure 6 , respectively. Both examples are CMOS designs in 0.9p technology. The extraction was done using a 3p x 3p influence window. CPU times given were measured on an HP 9000/827 computer. IMBvteI First, Table 2 shows the total CPU time and memory usage for a flat extraction and an hierarchical extraction using copying of results, for the layout shown in Figure 5 .
In this case, no differences are found when comparing the capacitance values that are obtained with hierarchical extraction with the capacitance values that are obtained with flat extraction.
Next, in Table 3 , CPU time and memory usage are shown for the layout shown in Figure 6 , using flat extraction and hierarchical extraction using embedding of intermediate results. Here, the speed-up in extraction time that is obtained is less spectacular, since only two instances of one cell are extracted and the boundary area of the child cell is relatively large compared to the total area of the child cell. Figure 8, Figure 9 and Figure 10 show the errors in the extracted capacitances when comparing hierarchical extraction results with flat extraction results. In Figure 10 , a normalized error was obtained by dividing the differences between the extracted coupling capacitances by the minimum of the ground capacitances that are connected to the coupling capacitance. This was done since some small coupling capacitances (between conductors that are more than a distance d apart) are taken into account by hierarchical extraction, while they are not taken into account by flat extraction. Note that the errors that are found in Figure 8 , Figure 9 and Figure 10 are not larger than the errors that are introduced by the use of the extraction window (compare with Table 1 ). 
Conclusions
In this paper, we have described a method for efficient hierarchical extraction of 3D interconnect capacitances of large regular layouts. The method is implemented in the layout to circuit extractor SPACE, and experiments have shown that the method can be used to accurately and efficiently extract 3D capacitances of VLSI circuits. The efficiency of the method is due the property that direct coupling effects between "far" conductor parts are not computed. Accurate values are, however, computed for the total capacitance and the dominant coupling capacitances of each conductor. This gives only a small loss in the level of detail in the extracted network, while the accuracy of the simulation results of the extracted network is largely unchanged. With "flat" extraction it is possible to extract, on a workstation, 3D capacitance of circuits containing up to a few hundreds of transistors. With "hierarchical" extraction large regular layout structures such RAMS and multiplier arrays, containing thousands of transistors, can be handled.
